Highly efficient switch-mode class-E power amplifiers (PAs) are sensitive to load impedance variations. For voltage standing wave ratios (VSWRs) up to 10:1, the peak switch voltage and the average switch current can increase by a factor of 1.7 and 2.5, respectively, relative to those under nominal load conditions, imposing serious reliability risks. This paper describes a technique to self-protect class-E PAs to decrease their sensitivity to load variations, relying on the tuning of the switch-tank relative-resonance frequency, implemented by an on-chip switched-capacitor bank (SCB). To validate the technique, load-pull measurements are conducted on a class-E PA implemented in a standard 65-nm CMOS technology, employing an off-chip matching network, augmented with a fully automated self-protective control loop. Under nominal conditions, the PA provides 17.8 dBm at 1.4 GHz into 50 from a 1.2-V supply with 67% efficiency. The proposed self-protective PA can reduce its peak switch voltage below the technology-and switch designrelated limit for any load with a VSWR up to 19:1 while not considerably impacting output power and efficiency, which see a maximum degradation of 1.6 dB and 6%, respectively. Furthermore, a class-E PA designed to safely handle 2.5× the nominal average switch current can reliably operate for VSWRs up to 19:1 when protected with our technique.
representation of a class-E PA and its switch voltage and current waveforms under ZVS and ZSS conditions are shown in Figure 1a and b, respectively [6] . On the downside, class-E PAs are sensitive to load mismatch conditions: the resulting de-tuning of their resonant networks causes unwanted effects such as high switch currents and high peak switch voltages, which can result in PA degradation or even instantaneous destruction [7] [8] [9] [10] .
Antenna impedances are a strong function of their EM environment, with Voltage Standing Wave Ratios (VSWRs) reaching up to 10:1 [11] [12] [13] . Under such load mismatch conditions, class-E PA reliability is degraded by several phenomena. Firstly, an increase in PA power dissipation due to non-ZVS conditions can cause PA degeneration through thermal (over-)stress. Additionally, the associated increase in average switch current may damage the switch through electromigration [14] , [15] or hot carrier degradation [1] , [16] . Lastly, and most importantly, extreme switch voltage excursions exceeding the switch transistor breakdown voltage limit can cause instantaneous and permanent failure as a consequence of gate-oxide breakdown [17] , [18] .
There is prior published work concerning the protection of PAs under load mismatch conditions. Karoui and Parra [19] report a self-protecting class-A PA that utilizes an analog control loop to automatically keep output stage current below a set limit. Applying this type of self-protecting system to class-E PAs results in waveform corruption and a reduction in efficiency. Scuderi et al. [20] demonstrated a class-C-E PA utilizing bias variations and variable gain control to decrease PA gain in order to reduce active device voltage stress under load mismatch. This technique is not easily applied to switchedmode PAs (e.g. class-E PAs) because their gain cannot be readily tuned. Bowers et al. [21] presented a self-healing class-AB PA system, in which PA bias-point control is combined with active load tuning to achieve improved operating performance under load mismatch conditions. Their load-tuning technique could be adapted for use in a self-protective system, at the cost of reduced efficiency and increased complexity. A technique aimed specifically at class-E PAs was demonstrated by Wei et al. [22] . In it, the peak switch voltage is sensed and kept constant by varying the gate drive level and thereby varying the switch on-resistance R ON . Unfortunately, the reduction in switch drive and associated increase in switch transistor R ON degrades PA switching performance, and hence significantly degrades output power and efficiency. Another option is the application of isolators/circulators to isolate the PA from reflections due to load mismatch. However, at frequencies up to tens of GHz, their bulky nature renders them impractical for use in integrated circuits, while reflected power is absorbed in a termination resistor, significantly impacting efficiency under load mismatch conditions. We previously proposed and demonstrated a new technique for protecting a class-E PA under load mismatch [6] with low impact on output power and efficiency. With the technique in [6] , the (relative) resonance frequency (q) of the class-E PA switch tank is tuned in such a way that switch transistor (over-)stress due to load impedance variations is minimized. In this work, we present the theoretical foundation for this technique, which is backed up by simulation results and more measurement results. It was shown in [7] that changing the relative resonance frequency of the switch tank and changing the switch duty cycle have approximately opposing effects on class-E PA behavior. The use of this duty cycle tuning as a complementary method to switch tank tuning is also described.
This paper is organized as following. Section II reviews the reliability concerns relevant to class-E PAs. In section III, the theoretical effects of load mismatch on class-E PAs are presented in load-pull contours. The consequences of the observed variations in PA behavior are discussed. Section IV presents a discussion of second-order effects that were not taken into account in the theoretical treatise in Section III, focusing on the resulting differences in PA behavior. Section V shows the effects of load mismatch on class-E PAs by utilizing load-pull contours obtained from simulation results. Based on these contours, a Safe Operating Areas (SOA) is drawn to indicate where the PA is at risk of degradation or destruction. Section VI deals with the effects of changing the relative resonance parameter, q, and duty cycle, d, on PA behavior. This shows that a proper selection of the q parameter can move the SOA to enclose almost any load impedance, while variation in the d parameter allows for limited SOA tuning. Section VII presents measurements performed on a class-E PA system, both for non-tuned and tuned cases, demonstrating the validity of the shown theory and simulations. Section VIII shows the implementation of a self-protecting system for the class-E PA, leveraging the results from section V. Measurement results are shown and compared to the experimental and theoretical data. Finally, in section IX, conclusions drawn from the work are summarized.
II. RELIABILITY CONCERNS IN CLASS-E PAs

A. Gate-Oxide Breakdown
When a high voltage exceeding the specified breakdown limits is applied to a MOS transistor, gate-oxide breakdown can occur, typically breaking bonds in the transistor gateoxide [23] , [24] . Although gate-oxide breakdown can manifest in several ways, this work mainly focuses on hard breakdown, wherein a highly conductive path is formed in the gateoxide [23] , [24] . This conductive path significantly reduces the off-resistance of a MOS transistor, heavily compromising its performance [1] .
B. Hot Carrier Degradation
When a high lateral field is present in an MOS transistor, at drain-source voltages exceeding the material bandgap, carriers can gain significant kinetic energy [25] , [26] . Such carriers, denoted as "hot carriers", can amass enough energy to produce impact ionization upon collision with the crystal lattice. This process can generate surface defects, leading to reduced carrier mobility in the channel and the trapping of charges in the gate oxide, shifting the local threshold voltage [25] , [26] . These effects manifest as an increase in on-resistance and switch turn-on voltage, degrading the performance of SMPAs. For significant hot carrier degradation to occur, both a high drainsource voltage and substantial drain current must be present, which only occur under severe load-mismatch conditions in SMPAs that are designed for ZVS [1] .
III. CLASS-E PAS UNDER (NON-)NOMINAL CONDITIONS
A. Class-E PA Basics
Class-E PAs in single-ended form consist of a (transistorbased) switch and two resonant (LC) tanks. A schematic representation of a single-ended class-E PA is shown in Figure 1a . The switch tank, L − C, is dimensioned to shape the switch node voltage v c (t) to achieve ZVS and ZSS conditions, as represented in Figure 1b . The second tank at the output, L 0 − C 0 , is a band-pass filter designed to pass energy to the load only at the fundamental frequency, f 0 . The relative duty cycle parameter, d [1] , describes the duty cycle of the switch drive voltage as Typically, the PA switch is driven by a square wave with d = 1 (50% duty cycle). The level of violation of ZVS and ZSS, respectively, are indicated by α and β as in [1] v
where V DD is the PA supply voltage. Acar [1, [27] [28] [29] formulated relationships between class-E PA behavioral parameters and component parameters using the so-called K-design set, shown in Table I .
The K-design set parameters depend on α, β, the relative resonance frequency q, and the technology-dependent relative switch-on resistance, m, which is a function solely of the operating frequency, f 0 , and the technology-specific switch transistor time constant R ON C, where R ON is the switch on-resistance and C is the parasitic switch capacitance. The q and m parameters are defined as
Load-pull contours for various amplifier metrics can be derived for a class-E PA designed for specific q, d and α and β [7] . To perform load-pull analyses, the PA load Z , is varied over a range of mismatch conditions. The resulting contours are shown in Smith charts normalized to the nominal load, Z = R nom . For each load condition, PA metrics such as switch voltage, switch current, efficiency and output power can be derived. A full mathematical derivation of the loadpull analysis was presented in [7] and will not be repeated here. The load-pull contours show the peak switch voltage normalized to V DD , efficiency and the average switch current and output power normalized to those under nominal load and design conditions (Z = R nom , VSWR=1:1, q = q nom and d = d nom ). For high PA output power, the q parameter is set to 1.4 [1] . The m parameter for a typical 65 nm CMOS in the low GHz range is approximately 0.05. The d parameter is set to 1 (50% duty cycle). The supply voltage is chosen as V DD = 1.2 V to comply with typically available CMOS supply voltages.
B. Effects of Load Mismatch on Class-E PA Behavior
To perform a load-pull study on the class-E PA, the K-design set parameters as well as the performance (output power and efficiency) and reliability related parameters (maximum switch voltage and average switch current) are derived as a function of the fixed parameters q, d and m and the loaddependent parameters α and β. Under nominal load conditions Under load mismatch conditions, the load impedance Z deviates from the nominal load R, giving
where k > 0 and k are real numbers. Under nominal load conditions, k = 1 and k = 0. Under non-nominal load conditions, ZVS and/or ZSS conditions are violated and the K-design set K L and K X can be written as
which can be related to the nominal K-design set values by
For any mismatch (k, k ), the switching parameters α and β can be found from (10) and (11) using a numerical solver. Once the load-dependent switching parameters α and β are obtained, the maximum switch voltage normalized to V D D , average switch current normalized to that under nominal condition, output power normalized to that under nominal condition and efficiency follow. Using this theory, developed in [7] , a theoretical load pull analysis is performed on a class-E PA with parameters q = 1.4, d = 1, m = 0.05, α = 0, β = 0. This design will henceforth be referred to as the nominal design. The resulting load-pull contours are shown in Figure 2 . Inspection of the peak switch voltage load-pull contours reveals extreme behavior towards the upper left of the Smith chart, with peak switch voltages over 5.5 × V DD . Likewise, the average switch current contours show an increasing trend towards the left side of the Smith chart, reaching over 3×I nom . These extreme peak switch voltages and average switch currents are accompanied by an increase in output power and a reduction in drain efficiency. When the load conditions shift towards the lower right of the Smith chart, high efficiency operation is maintained, but output power is degraded severely, reaching near-zero values. Because of the rapidly destructive nature of over-voltage-stress related oxide breakdown, relative to the gradual degrading effects of over-current, excessive switch peak voltage and the reduction thereof are the primary focus of this work.
IV. SECOND-ORDER EFFECTS
To obtain analytical results, the theory in [7] relies on an idealized switch model that has a finite R ON , infinite R OFF and instantaneous switching behavior. In practice, several secondorder effects influence PA behavior. One such effect plays a role for highly negative switch voltages (highly negative α), which occur toward the upper left of the Smith chart in the theoretical load-pull contours [7] . In practice, these negative voltages are clamped due to reverse conduction of the switch transistor. This clamping leads to a reduction in switch voltage as compared to the theory due to the energy loss associated with this clamping action. Secondly, the m parameter varies under load mismatch due to the voltage-dependent switch transistor R ON . This effect reduces the extreme switch currents. Another effect is the loss due to finite feed inductor Q, reducing PA efficiency. Additionally, losses in the matching network, output filter and interconnects reduce the impact of load mismatch on the PA, reducing extreme behavior. Lastly, the finite loaded Q of the output filter can result in significant transmission of energy at harmonic overtones, impacting PA performance. The main influence of the second order effects on the simulated and measured contours are warping and scaling with respect to the theoretical contours. A detailed discussion of these second-order effects and their impact on PA behavior is outside the scope of this paper, but can be found in [7] .
V. SIMULATION RESULTS
As intermediate step between theoretical results and measurement results, load-pull simulations are performed on a class-E PA design using Cadence Spectre. The demonstrator PA is designed for q = 1.4, d = 1, α = 0 and β = 0, V DD = 1.2 V, f 0 = 1.4 GHz and P out = 17.5dBm. The switch consists of a 1.2 V thin-oxide MOS transistor (W/L = 0.84 mm/60 nm) cascoded by a 2.5 V thick-oxide MOS transistor (W/L = 1.65 mm/280 nm) with its gate biased to 1.8 V [30] . The PA component values shown in Table II were derived using the K-design set [1] .
The schematic of the PA is shown in Figure 3 . The matching network is lossless, the feed inductor has a quality factor Q ≈ 25 and the loaded quality of the series filter is Q L ≈ 5. Fig. 3 . Schematic representation of the class-E PA. On-chip components are shown in the light-grey area, measurement-related information is contained in dark-grey areas. Modified from [6] . The chip micrograph and PCB setup of this PA, as used for the measurements in Section VI are shown in Figure 4 . The design of the switch allows a maximum switch voltage of 4.6 V, or 3.8 × V DD (1.8 V + 1.1 × 2.5 V, including a 10% voltage margin). The focus of this work is on preventing oxide-breakdown due to high peak switch voltages and the reduction/prevention of hot-carrier degradation that may occur when ZVS conditions are severely violated.
Simulated contours for this PA are shown in Figure 5 ; the contours are scaled and warped version of the theoretical contours in Figure 2 due to the second-order effects discussed in Section IV. Excluding the region of the load-pull plot in Figure 5a where the switch voltage exceeds 3.8 × V DD yields a Safe Operating Area (SOA). Figure 5b shows that a PA which has its switch designed to handle an average switch current slightly over 2.5× that under nominal conditions sees no average switch current-related SOA reduction from the effects of load mismatch. The switch used in simulation and measurements meets this criterium. Figure 6 shows switch voltage waveforms for some loadmismatch conditions. The switch (oxide) breakdown limit (CHC) degradation for load mismatches in the lower left region of the Smith chart.
VI. EFFECTS OF THE q AND d PARAMETERS
ON PA BEHAVIOR In [31] , the theoretical effects of varying the class-E PA q and d parameters were presented. The theory shows that, among other things, peak switch voltages occurring under load mismatch can be reduced by decreasing the q parameter or by increasing the d parameter. This behavior is illustrated using the theoretical load-pull analyses in the next subsections. Figure 7 shows the effects of changing the q from the original value of 1.4 to 1.15. Apparent is the receding of extreme peak switch voltage behavior, resulting in an increased SOA. Interestingly, the average switch current, output power and efficiency contours are virtually unaffected aside from a counter-clockwise rotation. The rotation of the efficiency contours is of special interest, as it implies that an increase in the effective high-efficiency operating area can be achieved by appropriate tuning of the q parameter.
A. Effects of the q Parameter on PA Load-Pull Contours
The extension of the SOA by reduction of the q parameter opens the door to a self-protecting class-E PA system, as was demonstrated in [6] . Increasing the q parameter leads to a reduction of the SOA, and is thus not of interest for this work. In addition, an increase of the q parameter would require a reduction of the switch tank capacitance, requiring downscaling of the switch transistor. This necessarily leads to a higher switch R ON and thus degraded PA performance [7] .
B. Effects of the d Parameter on PA Load-Pull Contours
In addition to showing the effects of the q parameter, the work in [31] also showed that the d parameter can be used to influence PA behavior. This is illustrated using theoretical load-pull contours for a significantly decreased d parameter. Figure 8 shows the contours resulting from a change of the d parameter from 1 to 0.6. The resultant contours display a clockwise rotation with respect to the nominal load-pull contours. Notably, the (unshaded) SOA now covers the area in the lower left of the Smith chart that was not safe in the nominal case for q = 1.4 and d = 1.
The change in PA behavior due to a change in the d parameter is shown to be complementary to a similar change in the q parameter. As decreasing q advances the SOA towards the upper left of the Smith chart, a complementary change (increase) in d thus similarly extends the SOA. The results show that the unsafe area in the upper left of the Smith chart is the main region limiting PA SOA, which is decreased by both a decrease in q and an increase in d. This suggests a combination of the two approaches would permit a larger increase in SOA than either alone. Fortunately, the reverse switch conduction discussed in section III effectively implements an increase in switch on-time, thereby virtually increasing the d parameter, which results in an extra counter-clockwise contour rotation for the associated load impedances. In this way, d tuning is automatically implemented for load conditions in the main unsafe area on the Smith chart. This automatic d tuning is the reason the SOA in Figure 5 is larger than predicted by the theory in Figure 2 . The effect of reverse switch conditions can be seen in the clamping behavior exhibited in e.g. Figure 6b .
VII. MEASUREMENTS
A class-E PA chip was developed in 65 nm for the work in [31] ; some (component) values of this PA are shown in Table II . The design and implementation of the class-E PA are shown in Figure 3 and Figure 4 , respectively. The square-wave drive signal is produced on-chip by a cascaded pair of inverters. The first inverter input is biased using a bias-T to allow tuning of the switch drive signal duty cycle. The default switch tank capacitor is formed by the parasitic switch transistor capacitances.
In Section VI, the effects of varying the class-E PA q and d parameters were described. It was shown that the PA SOA can be rotated on the Smith chart by tuning either the relative (switch tank) resonance frequency, the switch duty cycle, or both. Because tuning the switch tank inductance is impractical, a decrease in the q parameter is achieved by variably increasing the switch tank capacitance. This variable capacitance is implemented by a Switched-Capacitor Bank (SCB) with 4 control bits, utilizing 2.5 V thick-oxide switch transistors. These switch transistors are dimensioned to limit their maximum voltage stress to below 3 V. The residual capacitance the SCB presents to the switch node when it is in the off-state is compensated for by reducing the main switch size, lowering efficiency by less than 2% under nominal load conditions. The SCB switched capacitor bank utilizes four switches, switching 150 fF, 300 fF, 450 fF and 600 fF, respectively, for a total capacitance C SCB = 1500 fF. This additional capacitance allows tuning of the q parameter from approximately q = 1.4 to q = 1.15 for a fully-disabled and fully-enabled SCB, respectively.
To verify the theory and simulations, a measurement setup was built using a Maury load tuner to detune the load and an 80GSa/s oscilloscope with an Agilent active probe to capture the switch voltage waveform V c (t), as depicted in Figure 3 . Additionally, the output power and power supply voltage and current are recorded. The load is pulled over the entire VSWR 19:1 range available from the Maury load tuner, in 196 steps, scanning at || = {0, 0.1, 0.3, 0.5, 0.7, 0.9}. In order to prevent destruction of the class-E PA under test, the supply voltage V DD is scaled down to keep the peak switch voltage below the switch breakdown limit. The data is scaled back to the nominal V DD = 1.2 V , which does not compromise data accuracy. Phase shifts due to the matching network and interconnects were de-embedded. Figure 9 shows the load-pull contours obtained for the PA with q = 1.4 and d = 1. A good match with the simulation results in Figure 5 can be observed.
In Figure 10 , measured switch voltage waveforms normalized to V DD are shown for the same load-mismatch conditions Fig. 9 . Measured load-pull data of the PA optimized for operation for the nominal load (center of the Smith chart); the frequency of operation is 1.4GHz. Fig. 10 . Measured PA switch voltage waveforms for q = 1.4 (thick light grey) q = 1.15 (thin medium grey) and with the self-protecting loop enabled (thick black) for several load mismatch conditions. The switching moment is indicated by the vertical dotted line.
as used for the simulated results in Figure 6 , showing good correspondence between measurement and simulation.
VIII. SELF-HEALING SYSTEM
Using the q-tuning technique previously discussed and demonstrated, a demonstrator self-healing PA system was constructed. For this, the setup used to gather the measurement Fig. 11 . Measured load-pull data of the self-healing system. data in Section VI is complemented by a control loop implementing the algorithm shown in Figure 12 . The oscilloscope continuously monitors the switch voltage waveform V c (t) and extracts its peak value, which is input to the selfprotecting algorithm. In our demonstrator setup, this computationally light algorithm was executed on the measurement data processing PC.
A dead-zone of V c = 0.2 V was added to the algorithm to decrease noise sensitivity. At startup, the algorithm fully enables the SCB to ensure a safe starting condition for the PA. It then checks the peak switch voltage V c, max , lowering the SCB state while V c, max < V c, nom and C bank > 0 fF, where V c, nom is the peak switch voltage under nominal conditions. If the peak switch voltage increases above V c, nom + V = 4.2 V, the SCB state is incremented until the peak switch voltage drops below this level or the SCB is at the maximum state. If, in the latter case, the switch voltage is above the 4.6 V switch transistor breakdown limit, the algorithm reports that it cannot heal the PA. The algorithm runs continuously to ensure safe PA operation. Figure 11 shows the measured load-pull contours for the self-healing class-E PA system, operating at 1.4 GHz. Note that the (unshaded) SOA covers the entire VSWR 19:1 range, proving experimentally that our self-protecting class-E PA system is reliable under load mismatch conditions exceeding those presented by antenna loads. As predicted by both theory and simulation, efficiency and output power are not significantly effected by the self-healing system, with a worst case degradation in output power of −1.6 dB and a worst case absolute efficiency decrease of 6%.
Because the self-protecting system requires only information about the peak switch voltage, only needs to track [6] . The algorithm starts by ensuring PA safety by fully enabling the SCB. It then measures the peak switch voltage, based on which it increments or decrements the SCB state to attempt to return the PA back to nominal operation conditions. If the SCB is at the maximum state and the switch breakdown voltage limit is exceeded, an error is reported to the user.
(low-frequency) load-impedance variations and involves the checking of simple conditions, the computational power and hence the power consumption of an on-chip implementation would be negligibly small relative to PA power consumption.
IX. CONCLUSION
Class-E PAs may encounter severe and destructive reliability degradation under load mismatch conditions when not including significant design margins, especially for (over-)voltage. This work showed, both experimentally and theoretically, the effects of such load mismatch conditions on a number of relevant PA parameters. It was shown that high peak switch voltages present the main danger to reliability. The effects of the relative resonance frequency of the tank, q, and the switch duty cycle, d, on class-E PA behavior were demonstrated, showing that while either can be used to increase the Safe Operating Area (SOA), the q parameter has a stronger influence. A tuning technique for reducing the peak switch voltage under load mismatch conditions based on tuning the q parameter was implemented alongside a class-E PA on a 65 nm CMOS chip by means of a switched capacitor bank. It was shown that in addition to the implemented controllable q tuning, virtual switch duty cycle tuning occurs under load conditions with large negative switch voltages. Using the proposed tuning technique, a class-E PA was augmented with a self-protecting system utilizing a simple tuning algorithm to automatically tune the PA by varying the SCB capacitance to obtain reliable operation under previously disastrous load mismatch conditions. Our tuning technique extends the SOA of the class-E PA up to VSWRs of 19:1. This demonstrates that our self-protecting class-E PA system can operate reliably with a large safety margin under the typical maximum VSWR 10:1 load-mismatch conditions presented by an antenna. The self-protecting system has a low impact on output power and efficiency, with these metrics seeing a worst-case degradation of −1.6 dB and 6%, respectively.
